Launches Positive 6

Aheesa VIHAAN Chip Achieves First-Pass Silicon; DLI Startups Top $100M

Chennai fabless startup Aheesa Digital Innovations cleared a major technical risk by achieving first-pass silicon on its VIHAAN broadband SoC. The milestone, backed by the Design Linked Incentive scheme and Rs 40 crore in seed funding, positions Aheesa for a 2027 production tape-out while DLI-backed startups have collectively raised over USD 100 million.

· 4 min read · Verified by 3 sources ·

Beat this week

Last 7 days · Launches

3 stories
5.7 avg impact
67% positive
0% negative
vs prior 7 days 0 Unchanged vs prior 7 days

Impact 5.7/10 (+0.7 vs prior). Counts are stories in our record, not a market forecast.

Open the change report

Coverage balance Positive coverage leads. Positive coverage exceeds negative coverage by 67 percentage points.

  • 67% positive
  • 33% neutral

This story sits in Launches — the counts compare this beat's last 7 days with the previous 7 in our verified record, not a market forecast.

Figures are computed live from our source-verified story record (as of ) The volume change compares this window with the prior 7 days in the same record. — see our methodology for how impact and sentiment are derived.

Startup briefing

Key takeaways

6 impact
Positivesentiment
3sources
4min read
  1. Chennai fabless startup Aheesa Digital Innovations cleared a major technical risk by achieving first-pass silicon on its VIHAAN broadband SoC.
  2. The milestone, backed by the Design Linked Incentive scheme and Rs 40 crore in seed funding, positions Aheesa for a 2027 production tape-out while DLI-backed startups have collectively raised over USD 100 million.
Drawn from
  • indiagazette.com
  • aninews.in
  • bignewsnetwork.com

In this briefing

Mentioned

Key Intelligence

Key Facts

  1. 1Chennai-based Aheesa Digital Innovations taped out the VIHAAN broadband SoC on Republic Day, January 26, 2026, and achieved first-pass silicon success on Independence Day, August 15, 2026.
  2. 2VIHAAN is an indigenous fibre broadband networking System-on-Chip built using the VEGA microprocessor, according to MeitY.
  3. 3Under the DLI Scheme, supported startups have cumulatively achieved more than 30 chip design tape-outs across foundries and raised over USD 100 million in venture capital funding.
  4. 4Aheesa raised approximately Rs 40 crore earlier in 2026 from TNIFMC through the Tamil Nadu Emerging Sector Seed Fund and other private investors.
  5. 5Production tape-out for VIHAAN is targeted for 2027, the ministry said.
  6. 6Chip design contributes up to 50% of semiconductor value chain value addition and accounts for 15-35% of electronics bill of materials cost; DLI tools have reached 455 organisations, including 350 academic institutions and 105 startups.
DLI-backed startup VC funding
$100M+ Cumulative across DLI cohort

Indian chip design startups have raised over USD 100 million in venture capital

Analysis

For founders and VCs in deep tech, first-pass silicon is the moment a hardware startup stops burning capital on design respins and starts becoming a viable company. Aheesa Digital Innovations just cleared that gate with VIHAAN, an indigenous broadband SoC backed by India's DLI scheme, after tapping out on Republic Day and returning functional silicon on Independence Day. The path to production remains steep, but the Rs 40 crore round and the broader $100 million DLI startup funding pool show the capital stack for Indian silicon is finally forming.

India's ambition to build a domestic semiconductor design base received a visible validation on August 15, 2026, when the Ministry of Electronics and Information Technology (MeitY) announced that Chennai-based fabless semiconductor startup Aheesa Digital Innovations had achieved first-pass silicon success with VIHAAN, an indigenous broadband networking system-on-chip built around the VEGA microprocessor. The announcement, carried by ANI and attributed to a ministry release, said the startup had taped out the chip on Republic Day, January 26, 2026, and confirmed first functional silicon on Independence Day, August 15, 2026. That timing was clearly symbolic, but the underlying technical milestone is substantive: first-pass silicon success means the first physical fabrication of the design met functional expectations, sparing the company from the costly and time-consuming design respins that frequently delay semiconductor projects.

The path to production remains steep, but the Rs 40 crore round and the broader $100 million DLI startup funding pool show the capital stack for Indian silicon is finally forming.

The development sits within the Design Linked Incentive (DLI) Scheme, a MeitY programme that supports semiconductor design and provides chip-design tools, among other incentives. According to the ministry, DLI-backed companies have now cumulatively completed more than 30 chip design tape-outs across various foundries and have raised over USD 100 million in venture capital. Aheesa itself raised about Rs 40 crore earlier in 2026 from the Tamil Nadu Infrastructure Fund Management Corporation through the Tamil Nadu Emerging Sector Seed Fund and other private investors. The funding was specifically aimed at accelerating product development in the semiconductor space, signaling that state-level industrial capital is aligning with central design incentives to underwrite long hardware development cycles.

The ministry also emphasised why chip design matters: it can contribute up to 50 per cent of value addition in the semiconductor value chain and accounts for roughly 15-35 per cent of the bill of materials cost of electronic products. That framing positions design, rather than fabrication, as a relatively capital-efficient entry point for Indian startups. The DLI scheme has made chip-design tools available to 455 organisations, including 350 academic institutions and 105 startups, across applications ranging from satellite communications and drones to AI systems and telecom equipment.

What to Watch

For Aheesa, the next step is production tape-out targeted for 2027. The jump from functional engineering sample to production-ready silicon is not trivial: power, yield, packaging, test coverage, qualification, and supply chain considerations all come into play. The company must still prove it can convert the VIHAAN milestone into customer wins in fibre broadband, a market with established global incumbents. However, completing first-pass silicon at this stage materially de-risks the startup for investors and partners. It validates the VEGA microprocessor-based architecture and gives Aheesa a tangible asset as it pursues additional capital or strategic alliances.

For the Indian startup ecosystem, this is one of the first DLI-backed broadband SoCs to reach first-pass silicon and move toward production. If Aheesa meets its 2027 production timeline and succeeds in commercial deployment, it could become a template for other fabless startups using DLI support to take chips from design to market. The reported Rs 40 crore raise and the wider USD 100 million raised by DLI-supported firms show that venture capital is beginning to underwrite Indian semiconductor design risk, but the path from tape-out to volume production remains long and capital-intensive. Sustained execution, foundry partnerships, and end-market adoption will determine whether VIHAAN becomes a one-off engineering success or the beginning of a scalable Indian fabless semiconductor franchise.

Timeline

Timeline

  1. VIHAAN tape-out completed

  2. First-pass silicon success achieved

  3. Production tape-out targeted

Source cluster

Primary reporting

3articles

Cite This Page

"Aheesa VIHAAN Chip Achieves First-Pass Silicon; DLI Startups Top $100M." Startup Intelligence Brief, August 15, 2026. https://getstartupbrief.com/story/aheesa-vihaan-first-pass-silicon-dli-startups

How we covered this story

Every story in our startup coverage is assembled from multiple primary sources, cross-referenced for factual consistency, and scored along three independent dimensions: sentiment, operational impact, and source-cluster confidence. Single-source rumors and unverifiable claims do not pass our editorial gate. When a story shows "Verified by N sources" with N≥2, the development is independently corroborated; when N=1, we mark it explicitly so readers can weigh the signal accordingly.

Impact scoring uses a 1-10 scale weighted toward regulatory, financial, and operational consequence rather than coverage volume. A topic that runs in every outlet but moves no real decisions ranks lower than a niche regulatory filing that reshapes how operators in the startup space have to behave. Read our full methodology for the scoring rubric, our glossary for term definitions, and our trends index for the longitudinal view across the beat.

Sources are only linked to a story once they clear our classification pipeline at a minimum 35 percent relevance threshold. According to that methodology, reviewed July 2026, this follows multi-source corroboration standards recommended by journalism research bodies such as the Reuters Institute for the Study of Journalism.

See something wrong in this story — a wrong fact, a broken source link, a misattributed entity? Report a data issue.